The design of a 108 pin VLSI package is described. The package has low thermal resistance and can, therefore, dissipate 4 watts of power. The package design is now being used commercially in high-end computers made by Hitachi.
INTRODUCTION
The increasing circuit/gate density of LSI chips presents a variety of challenges to packaging technology. The package must absorb an increasing amount of power and an ever growing number of interconnections. Packaging engineers have discussed a number of different packages, but there is no simple formula to determine the most cost effective and reliable combination of package types.
One such approach has developed a package for the ECL VLSI, which has 550 gates, 4W of power and 108 pins. An experimental measurement for Rcv was studied using the comb configuration fin structure shown in Figure (a). Thermal resistance, Rcv, is well correlated to be in inverse proportion to the surface area available for heat transfer as shown in Figure (b Figure 4 .
PACKAGE DESIGN

DESIGN OF THE PACKAGE STRUCTURE
Because the size of the base area is limited by thermal dissipation, a side length of 21.6 mm was determined for the base. This in turn led to a lead pitch determined by the number of leads, as shown in Figure 5 . For a 550 gate logic LSI with 108 pins, a 30 mil pitch is necessary (Fig. 5) . The package structure must be an almost flat package type due to the previously mentioned height limitations (8 mm). The glass sealed ceramic structure (similar to the cerdip) was chosen from the consideration of both reliability and cost. The structure can achieve hermetic seal and the objective cost compared to cofired ceramic structure.
Furthermore, the thermal dissipation metal (model A) should be built into the base ceramic without any stress. However, there is a mismatch in thermal expansion in that expansion of molybdenum in model a is too low and the expansion of copper is too high compared to an alumina ceramic base. Thus, a Kovar ring is utilized to manage the thermal expansion mismatch between the molybdenum and the alumina ceramic base, as shown in Figure 4 . Figure 6 , and package performance is as follows: 1) Thermal resistance from junction to ambient atmosphere at 5m/sec air flow: average 8C/W, maximum 10C/W.
2) Hermetic sealing. 3) Stray capacitance between the leads: 1.7-2.9pF 4) Electrical resistance of the leads: .1-.5 2
